--- In lpc2000@yahoogroups.com, Robert Adsett <subscriptions@...> > It really stinks of an underlying HW race > condition. I think the kind hardware *and* software (in the supplied Bootloader) problems on the LPC Family is without precedent. The hardware problems -- have a look at LPC2292 errata: VPBDIV has to be read twice; it gets corrupted when external interrupt mode is set; MAM timing has to be set even if it is not used; ADC will miss conversions; SPI interrupt flag gets unintentionally cleared; TIMER will miss interrupts under some conditions; UART generates spurious interrupts in the receive channel; and the link register contents incorrect when abort occurs in THUMB mode after certain instruction sequence. This is just the list of problems I had to deal with, and there are more in the Errata. The software problems -- implementation of boot loader ISP mode pin function clashes with DCD requirements when UART0 is used in slave mode; boot loader external bus select implementation clashes with use of analog inputs, how it attempts to provide security, how it interfaces with the outside world. Never have I see so much discussion about hardware solutions to software problems as much as I have in this forum. I find it intimidating to entertain the notion of hardware fixes software problem. Jaya
Message
re : LPC hardware+software problems (was: UART0 interrupts without FIFOs)
2006-04-29 by jayasooriah
Attachments
- No local attachments were found for this message.