Yahoo Groups archive

Homebrew PCBs

Index last updated: 2026-04-05 19:38 UTC

Thread

New CPLD PCB

New CPLD PCB

2004-07-19 by leon_heller

I've just uploaded pics of the top and bottom of my latest home-made 
PCB to Photos>Leon's>CPLD_Top.jpg and CPLD_Bottom.jpg. The CPLD is an 
Altera EPM7064B in the 44-pin TQFP package (64 macrocells and 36 
I/Os). A pad lifted when I was tinning them with a piece of desolder 
braid loaded with solder - the braid was too wide and the bit too 
large. The other bodge is a missing ground connection on a decoupling 
capacitor.

I've only connected a few of the I/Os as the board is intended as a 
simple working demo for a customer to play with.

Leon

Re: [Homebrew_PCBs] New CPLD PCB

2004-07-19 by Stefan Trethan

On Mon, 19 Jul 2004 18:29:03 -0000, leon_heller <leon_heller@...> 
wrote:

> I've just uploaded pics of the top and bottom of my latest home-made
> PCB to Photos>Leon's>CPLD_Top.jpg and CPLD_Bottom.jpg. The CPLD is an
> Altera EPM7064B in the 44-pin TQFP package (64 macrocells and 36
> I/Os). A pad lifted when I was tinning them with a piece of desolder
> braid loaded with solder - the braid was too wide and the bit too
> large. The other bodge is a missing ground connection on a decoupling
> capacitor.
>
> I've only connected a few of the I/Os as the board is intended as a
> simple working demo for a customer to play with.
>
> Leon

hard to see in the photos section, so small...
which method did you say you made it with?

ST

Re: [Homebrew_PCBs] New CPLD PCB

2004-07-19 by Leon Heller

----- Original Message ----- 
Show quoted textHide quoted text
From: "Stefan Trethan" <stefan_trethan@...>
To: <Homebrew_PCBs@yahoogroups.com>
Sent: Monday, July 19, 2004 7:34 PM
Subject: Re: [Homebrew_PCBs] New CPLD PCB


> On Mon, 19 Jul 2004 18:29:03 -0000, leon_heller <leon_heller@...>
> wrote:
>
> > I've just uploaded pics of the top and bottom of my latest home-made
> > PCB to Photos>Leon's>CPLD_Top.jpg and CPLD_Bottom.jpg. The CPLD is an
> > Altera EPM7064B in the 44-pin TQFP package (64 macrocells and 36
> > I/Os). A pad lifted when I was tinning them with a piece of desolder
> > braid loaded with solder - the braid was too wide and the bit too
> > large. The other bodge is a missing ground connection on a decoupling
> > capacitor.
> >
> > I've only connected a few of the I/Os as the board is intended as a
> > simple working demo for a customer to play with.
> >
> > Leon
>
> hard to see in the photos section, so small...
> which method did you say you made it with?

My usual technique - transparency printed on tracing paper with an LJ 5P, UV
exposure on FotoBoard 2 and etching in hot FeCl3 with continous agitation.

Leon
--
Leon Heller, G1HSM
http://www.geocities.com/leon_heller

Move to quarantaine

This moves the raw source file on disk only. The archive index is not changed automatically, so you still need to run a manual refresh afterward.