On Sun, 24 Dec 2006, Dave Manley wrote: > Don't forget to turn on output slew rate control on CPLDs and FPGAs that > support the feature. Unfortunately that helps relatively little. You trade 2ns to maybe 5ns - still way faster than desirable. Antti "No boom today. Boom tomorrow. There's always a boom tomorrow" -- Lt. Cmdr. Ivanova