[sdiy] Fast envelope generation

[Scott Gravenhorst]

When I've needed an exponential response for an envelope, I've used a single pole
lowpass IIR filt.  So far, I've used this only for the release phase of an ADSR, but it
works very nicely (in an FPGA) and I've not had a problem with it's computational expense.

BUT - perhaps I don't understand what you are doing?  Or am I confusing logarithmic and
exponential?

-- ScottG
________________________________________________________________________
-- Scott Gravenhorst
-- FPGA MIDI Synth Info: jovianpyx.dyndns.org:8080/public/FPGA_synth/
-- FatMan Mods Etc.: jovianpyx.dyndns.org:8080/public/fatman/
-- Some Random Electronics Bits: jovianpyx.dyndns.org:8080/public/electronics/
-- When the going gets tough, the tough use the command line.