Jim Patchell wrote: > C++ won't help a whole lot...but it is a start. Verilog is a lot like C. No, not really. There is a similarity in syntax, but you have to think quite differently, it's a different mindset. It's digital design rather than software design. Different constraints and different measures of optimality. Cheers, Magnus