[sdiy] FET for VCO cap discharge

Mike I. mikei at marketbridge.ca
Sun Oct 23 00:03:47 CEST 2005


If you put a slight forward bias on the gate-source junction, the drain
current can increase beyond Idss... any possibility that this could be
happening during the sawtooth reset?
Regards, Mike




More information about the Synth-diy mailing list