Dave Krooshof wrote: > The pulsewidth should be equal to the clock/trigger pulse (5 to 7ms) I don't understand what this means. Do you mean the stage gate outputs should be pulse outputs?