sample & hold caps/ timing.

[René Schmitz]

PLUS you have to use switches which perform much better than 4051s!
(Has been pointed out already, but this cannot be stressed out enough!)
Even most FETs will have a leakage which is much higher than that, you most
probably have to use guarding techniques in the circuit, and probably
guarding traces on the board.

(That way I archeived 12pA leakage current in an application, 
with TL081s and FETs!)

Bye,
 René

At 12:15 14.04.00 -0500, Grant Richter wrote:
>> 
>> Slew rate: 16V/us
>> input bias current: 50pA
>> 
>By the time you get to this grad of op-amp,
>you also had better have very professional technique.
>
>There would be no point in moving from a TL0xx to
>the AD7xx series if the circuit is not defluxed and/or
>is located on a paper board.
>
>To use an op-amp at this level of input current
>you must deflux the board and use an epoxy-glass
>substrate.
>

transconductance | uzs159 at uni-bonn.de
isfutilepreparet | http://www.uni-bonn.de/~uzs159
obeassimilated.. | http://members.xoom.com/Rene_Schmitz