[sdiy] Issue with CD4024 Ripple Counter

Tim Stinchcombe tim102 at timstinchcombe.co.uk
Tue Sep 21 20:20:06 CEST 2021

Nope, I'll chalk that idea up as 'a miss' - I ran several simulations with
various cap values between 'clock out' and 'clock in', and cannot see
anything untoward that might be of concern. I suppose the lag around the
loop is just too great...


> > The manual clocking switch
> > is connected to the +V and GND rails, and is fed to the comparator
> > through
> a 1k
> > resistor, whereas the clock input jack is connected through a 10k
> resistor.
> ...and both these connections appear to be on another board, but on this
> you have 'clock in' and 'clock out' not only on parallel traces, but also
on adjacent
> pins on the one header feeding them from the other board. I really cannot
think that
> this is a good idea, as it means there will be _some_ coupling around the
> lot!? (And the slight differences in behaviour between the two activation
> could well account for the differences in behaviour...?)
> Simulation may help establish how feasible this is as the cause of the
problem - I
> might give it a go later, but have other appointments to attend to for
most of the
> day.

More information about the Synth-diy mailing list